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Design and layout of the test chip has been done
Absh’act—The design and fabrication of N-channel
MOS transistors with effective gate lengths of O.5~tm or
smaller have been completed at the Semiconductor and
Microsystems Fabrication Laboratory at the Rochester
Institute of Technology.
An NMOS device with
~ results in an L~ç~ O.5~m. The drive current
for this device with supply voltage of 3.5V is lO8~tAJ~tm.
The sub-threshold slope is lOOmV/decade and a DIBL
parameter of 29mV/V is reported. An NMOS device with
I.~~1~=O.6~tm results in an L~ff =O.4~tm. The drive current
for this device with supply voltage of 3.5V is l40~tAI~im.
The sub-threshold slope is lO3mV/decade and a DIBL
parameter of 11OmVIV is reported. These are RIT’s first
sub-O.5micron MOS transistors.

Index Terms—CMOS, NMOS, Process Development,
Silvaco, Athena, Atlas, Terada-Muta
I. INTRODUCTION
The goal of this project is to design and fabricate n
channel MOS transistors with gate lengths down to 0.5
Inn. To date, the smallest transistor fabricated in the
Semiconductor
and
Microsystems
Fabrication
Laboratory (SMFL) at RIT has an effective channel
length, L,~1 = 0.75 tim. The motivation for fabricating 0.5
jim transistors is to allow RIT to continue the
microelectronics industry trend of scaling towards
smaller, faster and cost effective devices.
The
integration of a new manufacturing process flow has
been implemented. The device technology employed
includes: n+ poly gates, LOCOS isolation, aluminum
metallization, shallow ion implanted n+ sources/drains,
blanket p-type well, p+ channel stop and is designed to
operate at a supply voltage of 3.5V. In addition, this
project has provided hands-on experience in transistor
level design and layout, mask design and fabrication,
process development and integration, and electrical
testing.
This work is part of capstone design project for a B.S. degree
in Microelectronic Engineering at the Rochester Institute of
Technology (RIT), Rochester, NY. The results of the project
were first presented as part of the 22~d Annual Microelectronic
Engineering Conference, May 2004 at RIT.
M. Aquilino is with the Microelectronic Engineering
Department, RIT, (e-mail mva62S7(d~rit.edu )

using Mentor Graphics IC Station.
The test chip
includes transistors scaled down to 0.5l.Lm as well as test
structures, capacitors, and alignment verniers. Four
lithography levels: Active, Poly, Contact Cut, and Metal
are exposed on the Canon FPA 2000i1, a 365 mn i-line
exposure tool. The mask set is fabricated using a
MEBESIII electron beam mask writer. Control wafers
along with the device wafers are processed for in-line
process verification and characterization.
Theoretical calculations have been made to determine
process parameters such as doping profiles, junction
depths, material thicknesses, and threshold voltages. A
process flow is developed to achieve the required device
parameters. Simulation of the process is carried out
using Silvaco Athena to modify theoretical values and
obtain more accurate process parameters. Electrical

simulations are in progress using Silvaco Atlas for
electrical performance analysis. At the completion of
fabrication, the devices will be electrically tested for on
and off-state performance. Parameter extraction will then
be done to create a SPICE model for these devices that
can be used in more complex circuit designs.
II. CHIP DESIGN
A new test chip was designed that can be used for
either NMOS or PMOS processes. There are a total of

122 transistors on the design with various LengthlWidth
ratios. Three unique sets of transistors were designed
that include fully-scaled NMOS based on MOSIS 2.0 ~
design rules, and two flavors of non-scaled devices.
The fully scaled devices are designed with mask defined
gate lengths of 0.5j.tm to 1 Ojim where the gate length is
two times the minimum feature size, ~. Mask defined
poly gate lengths range from 0.35jim to 100pm and
widths of 1 Oj.tm to 20 p.m for non-scaled devices.
The results of the device discussed in this paper are
based on a non-scaled design with contact cut
dimensions of 5p.mx5~im and l2jsm spacing between
contact and poly edge. Other design rules have been
relaxed in terms of metal and poly overlap. A second set
of non-scaled devices feature 2p.mx2p.rn contact cuts and
a 4pm spacing between contact and poly edge. The
fully scaled devices cannot be tested due to isotropic
wet etching of the Aluminum metal.
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Also included on the chip are capacitors with areas
that range from 40k l.tm2 to 250k ~im2. These can be used
for Capacitance-Voltage analysis to determine
Accumulation, Depletion, and Inversion capacitance,
oxide charge effects, and threshold voltage.
Various other test structures such as Van-der-Pauw
structures for sheet resistance measurements of n+,
poly, and metal, and Cross-Bridge Kelvin Resistors, for
metal contact resistance to n+ and contact resistance to
poly are included. There are also contact cut test
structures with various contact cut dimensions ranging
from 0.5pmx0.5~im to 511n1x511m. A simple test for
conduction between a contact pad and a reference pad
will yield if a conductive current path is made and
whether it is ohmic or non-ohmic.
Transistors with field oxide as a gate oxide are
included to determine field threshold voltage to be sure
it is high enough to stop on parasitic conduction
channels from source to drain or device to device.
Included in Figure 1 is the layout of the test chip
designed in Mentor Graphics IC Station. It uses 5
design layers: active, poly, metal, contact to active,
contact to poly. The two contact layers are combined to
form one contact mask and individual masks for active,
poly, and metal were fabricated using a MEBESIII
electron beam mask writer.
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A. Process Simulation

The process used to fabricate the NMOS transistors
has been simulated in Silvaco Athena to verify the
correct process parameters such as implant dose and
energy, thermal steps, and film deposition, result in the
desired doping profiles and device structure. Figure 2 is
the final simulated device structure.

—

Figure 2: Final Device Structure with 0.5 ~im Physical
Gate length
The final simulated doping profiles achieved are
shown in Figure 3. They include shallow S/D junctions
with a depth of approximately 0.1 5~sm. The junctions
must be scaled deeper to give the gate more control over
turning the device on and off. The p~well is doped
moderately high to reduce the depletion region
extending from the S/D into the well. This will enable
deep submicron transistors to perform as long channel
devices by reducing channel length modulation and
preventing lateral punch-through.[l]
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Figure 1: Layout ofNMOS Test Chip
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SIMULATION

A new process flow was developed at RIT to fabricate
the NMOS transistors.
This included shallow
source/drain junctions, gate lengths approaching the
limit of the exposure tool, and thermal processing with
temperatures low enough with Transient Enhanced
Diffusion and lateral diffusion into the channel designed
for. The process simulation was done in Silvaco Athena
(SUPREM) and the electrical simulation in Silvaco Atlas.
The on and off-state performance of the devices can be
compared to results from fabricated devices.
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Figure 3: Simulation of Final Doping Profiles
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B. Electrical Simulation

TV. FABRICATION

The final device structure was imported into Silvaco
Atlas and simulated for on and off-state performance.
For the 0.5i.tm physical gate length device, an on-state
saturation drive current with VG=VD=3.5V is simulated
to be 300jiA/~im. The threshold voltage is targeted to be
0.85V. In the off-state, a sub-threshold slope of
ll2mV/decade and sub-threshold swing of 9.5 decades
is obtained. Figure 4 is a simulated ID-VD plot with the
transistor biased in the linear and saturation mode.
Figure 5 is a ID-VG plot with ID on a linear scale for
threshold voltage extraction and on a log scale for subthreshold characteristic extraction. ~ is simulated to be
lOfA4im with VG=OV.
ATLA~

All fabrication for these devices was done in the
Semiconductor and Microsystems Fabrication
Laboratory at RIT.
The entire process takes
approximately 4-5 weeks to complete with an average
of 5-6 hours of processing time per day. A total of 32
process steps are required to bring the devices from
bare silicon to test. A cross-section is shown in
Figure 6 with the final device topology.
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Figure 6: Cross-section of NMOS Transistor
A. P-Well Formation
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Figure 4: ID-VD for NMOS Transistor
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Drive in for 60 rnin@ 1025°C inN,
NA=2e17cm3
Xj2jun

A pad oxide is used as a screening layer for the
implant so that channeling of ions along certain crystal
planes in the silicon lattice does not occur. Also, the
pad oxide will be used as a stress relief layer between the
subsequent Si3N4 deposition. The doping of the p-well
is chosen to be moderately highly doped so that
depletion regions extending from the source/drain do
not touch when the device is biased; leading to a short
channel effect known as punch-through.
B.

——.~

Creation ofActive Area
•

Deposit 1 500A of Silicon Nitride

•
•

Level 1 Lithography: Active Area Define
Channel Stop Implant: lel3cm2 Bli @ 40
KeV

~

•
Figure 5: ID-VG in Linear and Sub-threshold Mode

Grow 3500A Field Oxide

The silicon nitride is patterned so that the active area
of the device is masked. A channel stop implant is done
through the pad oxide to place additional boron in the
field region so that parasitic conduction channels do not

form between source and drain or from transistor to
3
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transistor. A moderately thin field oxide is grown to
reduce the birds beak effect inherent in a LOCOS
process and to reduce the amount of boron outdiffusion into the field oxide.
C.

Gate Formation

•
•
•
•
•
•
•

Strip Nitride and Etch Pad Oxide
Grow 250A Kooi Oxide & Etch
Grow 150A Gate Oxide
Deposit 3500A Polysilicon
Dope Poly with Solid Source Phosphorous
Level 2 Lithography: Poly Gate Define
Poly Etch in SF6 Plasma

A thin oxynitride layer is formed after LOCOS field
growth so a 30 second Buffered HF etch is performed.

Next the silicon nitride is stripped off in a wet hot
phosphoric acid bath at 175°C. The pad oxide is
etched and a thin Kooi oxide is grown in dry 02 with a
99 mm soak at 900°C. This is done to remove any
nitride stringers that are formed along the edges of the
active region. This effect is called “white ribbon” and
is created by a reaction between NH3 and Silicon at
the LOCOS edge.[1] Next a 150A gate oxide is grown
with a 45 mm soak at 900°C in dry 02. A chlorine pre
growth clean is done to neutralize sodium ion
contamination in the tube and in the quartz boat. The
poly is deposited via LPCVD and doped with a solid
source dopant. A 10-minute soak at 1000°C in N2 is
done to drive-in the n+ poly dopant. Level 2
lithography is performed to pattern the gate and is
etched in an SF6 gas in a LAM49O plasma etcher.
D. Source/Drain Formation

•
•

Ion Implant 5e14cm2 P31
ND=7e19cm3
Xj0.lSpm

An inter-level dielectric is deposited to a thickness
of 3000A using an Applied Materials PECVD tool with
TEOS chemistry to form an insulating oxide. The
source/drain anneal step is done after the oxide
deposition to densify the TEOS so that its insulating
properties are enhanced. Level 3 lithography patterns
the contact cuts, which are then etched in an
SF6/CHF3 mixture in a Drytek Quad RIE plasma etcher.
The resist is stripped, the wafers cleaned, and 5000A
Aluminum is deposited via a CVC6O1 sputtering tool.
Level 4 lithography patterns the metal features and a
wet etch in a 50°C Phosphoric/Nitric/Acetic acid is
performed. Finally, the wafers are sintered in a 5 slpm
H2/N2 forming gas mixture for 10 minutes at 420°C.
V. RESULTS
The results of the first lot of devices did not yield
characteristic transistor IV. The ID-VD plot of a I 0~sm
NMOS device is shown in Figure 7.
8
7
6

2

o~
0.0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

VD (volts)

Figure 7: L/W=10pm/20~sm Failed NMOS Device

@ 15 KeV

Shallow source/drain implants are done with a P31
ion to introduce phosphorous into the source/drain
regions. The field oxide is being used as a hard mask
for the implant into the field region. A Sel4cnf2 dose
at 15 KeV is performed with the use of a Varian Ion
Implanter. The resulting junction depth after anneal is
targeted to be 0.1 5~srn with a surface concentration of
7e19cm3.
E. Back End Processing

•
•
•
•
•
•
•

Sinter

Deposit 3000A PECVD TEOS
Anneal for 30mm at 900°C in N-,
Level 3 Lithography: Contact Cut
RIE Oxide in SF6/CHF3 mixture
Sputter Deposit 5000A Aluminum
Level 4 Lithography: Metal
Wet Etch Al wiring

It was determined that the contact cuts to the
source/drain were etched through the n+ silicon and into
the p-well due to aggressive RIE plasma etch. This
causes a parasitic conductive path from source to drain
through the well, bypassing the inversion channel as the
primary current conductor. It was also found that the
channel stop implant was too low in dose and energy.
To fix the problem, 2 wafers that were left behind in the
process after gate oxide growth were processed.
Additional boron was implanted through the field oxide
with a 1.5e13cm2 dose at 75 KeV. The etch time in the
RIE tool was cut nearly in half to ensure no silicon
would be etched.
The results of the second lot were successful in
producing transistor characteristic curves, which
exhibited long-channel behavior. Figure 7 is a crosssectional SEM micrograph of the final device fabricated.
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the current slopes over dramatically as VG is increased
due to high series resistance.
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Figure 7: SEM Micrograph Of LIiiask=0.6)~m NMOS
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T-ii~askJWrnask0.6).tIT1120).tm is shown in Figure 8. Through

the Terada-Muta Method of L~ff extraction, an Luff of
0.4(lm is reported. This Luff takes into account process
biases such as isotropic polysilicon etch and
source/drain lateral diffusion under the poiy gate witch
makes the channel length smaller. This is RIT’s first
sub-0.5~.tm MOS transistor.
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Figure 9: NMOS ID-VG for L,,~- 0.4pm
A plot of ID-VG on a Log ID scale is shown in
Figure 10. The sub-threshold slope is lO3mV/decade at
0.1V drain bias and increases to llOmV/decade at 3.5V
drain bias. L~ is approximately 1 OfA/1.tm at 0.1 V drain
bias, which matches exactly with simulation. There is
about 7.5 decades difference between I,,, and ‘off~
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Figure 8: NMOS ID-VD for Leff 0.4)trn
There is some non-ohmic behavior, which has been
attributed to a residual interfacial oxide layer that exists
between the Aluminum and silicon. A more aggressive
sinter recipe is needed to correct this problem. It is also
noticed that there is high series resistance, which is
causing the ID-VD curve to slope over and not deliver
the entire 3 .5V that is applied to the drain to actually
appear across the transistor. There is some slight
upward slope in the saturation region of operation,
which is due to channel length modulation, another
short channel effect common to submicron transistors.
Preliminary mobility parameter extraction yields values of
around 200cm2/v-sec, which is very low. This can be
attributed to velocity saturation effects since a high
voltage is being placed across a small gate length. Low
doped drains can be implemented in the future to add
additional resistance to the transistor, thereby
decreasing the effective voltage across the S/D
terminals.
An ID-VG plot is shown in Figure 9 on a linear current
scale to extract the threshold voltage. The threshold
voltage for this device is 0.75V. It is also noticed that

Figure 10: Sub-threshold ID-VG for L0ff =0.4pm
Figures 11, 12, and 13 are off-state performance plots
as the devices are scaled submicron. Vt roll-off is a
common phenomenon as devices are scaled down in
gate length. It can be seen in Figure 11 that the Vt
doesn’t roll-off to any significant amount until around
0.4~im. At 0.75V, this is only a 12% decrease compared
to the 0.Spm device with a Vt of 0.85V.
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Figure 11: Vt Rolloffvs Luff for NMOS Transistors
The sub-threshold sbpe is plotted vs L~1 in Figure
12, for drain biases of 0.1V and 3.5V. It is seen that the
two curves do not diverge until around 0.4 jtm.
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as simulated. The drive current in the saturation mode
TABLE II

Sub~Threshold Slope vs. Leff

ELECTRICAL DEVICE PARAMETERS

120

h:
.~g0
~o

—1’-— VD~3.5V

•c

~80

Geonitaci

(rnmho/jim2)
1.2
0.72

360
35
0.227

-

of operation with VG=VD=3.5V is 108 ~.tA/~sm. The subthreshold slope is 100 mV/decade at MD of 0.IV and

~
~

N+
Poly
Aluminum

~

Rsiieet

(≤~/? )

60

0.4

0.6

3.5V.

The DIBL parameter is 29 mV/V, which is very
good. It can be seen that the 0.5~sm Lett device has well

0.8
Leff (urn)

controlled short channel effects. The smallest device
tested on the die was a mask drawn gate length of 0.6~sm,

Figure 12: Sub-threshold Slope vs.
Figure 13 is a plot of DIBL vs. L~ff to characterize the
short channel effect of Drain Induced Barrier Lowering.
This effect causes the gate to lose control over turning
the device off and increased off-state current results
even when sub-threshold slope does not increase
dramatically. The DIBL parameter is calculated in units
of mV/V and corresponds to a change in gate voltage
per change in drain voltage at a fixed current level.[1j A
DIBL value of around 25 mV/V is good. It is seen that
the DIBL does not start to dramatically increase until the
device is scaled to an Leff of 0.4~sm.

100\~~~

Figure 13: DIBL vs. Leff
A sun~rnary of the performance between an Le~~t~ of
0.4ism and 0.5~sm is shown in Table 1.
A summary of additional electrical parameters is
shown in Table II. It is noted that the sheet resistance
of the n+ region is very high, 360 Q/?; this is due to
very shallow junctions.
TABLE I

The goal of this project was to design and fabricate
NMOS transistors with gate lengths of 0.5)sm or smaller.

55
(mV/dee)
103
100
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SUI3MICRON PERFORMANCE PARAMETERS

ID ~ VG=VD=3.5V
(~~iA/j.trn)
140
108

VI. CONCLUSION

include integrating low doped drains using sidewall
spacer technology and silicided source/drains and
gates. This will allow for a second, deeper, implant to be
done, which will lower the sheet resistance in the active
area.
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Vt
(V)
0.75
0.85

1 03 mV/decade. The DIBL parameter quickly increases to

1 lOmV/V, which is much higher compared to the 0.Sism
device, but depending on off-state current requirements,
this may be acceptable. As an advantage, the 0.4~tm
device features a 33% increase in drive current at
VG=VD=3.5V at a value of 140 )IA/)im.

It has been demonstrated that 0.5~.tm and sub-0.5).tm Nchannel MOS transistors are capable of being fabricated
completely in-house at the SMFL at RIT using standard
CMOS processing techniques. Future will work will

DIBLvs. Leff

Leff
(urn)

which yielded an effective channel length of 0.4sm. The
threshold voltage for this device begins to roll-off to
about 0.75V with a sub-threshold slope of

DIBL
(rnVIV)
110
29

0.4
0.5
A mask drawn gate length of 0.7i.tm yielded a device

with an effective channel length of 0.5~sm. The threshold
voltage for that device is 0.85V, which came out exactly
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